75INT2 Boot Sequence
Edit this on GitLab
75INT2 Boot Sequence
CPLD Start +5VA & no cPCI_rst + 240ms 0ms Assert Power Button PWRBTNn low 8ms SLP-S5n, & no shutdown request PM-RSMRSTn 18ms Release Power Button PWRBTNn high SLP-S4n & no shutdown request Turn on V1p5_DDR V1p5_DDR Power Good SLP-S3n & no shutdown request Turn on V5S, turn on DDR_VTT Next state Turn on V1p05S V1p05S Power Good IMVP_VR enabled, VNN_VR enabled 101ms PM-APWROK
QM77 101.508ms SPI command from ME
CPLD 118.3ms PM-PWROK 123.4ms PM-SYS-PWROK 125.3ms PM-SYS-RESETn
QM77 134ms VCCAPLLSATA 0.4V VCCAFDIPLL 0.6V 201ms CPUPWRGD
i7 201.169ms SVID I2C commands to PS set VCC_Core to 1.1V 201.6ms VCC_CORE = 1.1V
QM77 204.1ms CPU-RSTINn and last SPI ME command
i7 204.23ms SPI commands to BIOS
QM77 335ms VCCAPLLSATA 1.1V
i7 368.6ms DDR-RSTn low pulse for 250us 1s Svid I2C commands to PS set VCC_Core to 0.8V 3.7s Svid I2C commands to PS set VCC_GFX to 0.8V
QM77 3.8s VCCAFDIPLL 1.1V Note: some bouncing between 0.6 and 1.1 for a couple of seconds after